

Fig. 2. Schematic Circuit.